Logic elements -> RAM blocks

I have a design where I use some arrays of integers(VHDL) to store data. When I synthesize the design, the arrays are implemented as logic cells, but I would rather have them as RAM blocks. Is there some way to tell Quartus that it should infer RAM rather than logic elements?