Forum Discussion
Altera_Forum
Honored Contributor
12 years agoIs there any solutions except big-volume FIFO or dual-port ram ? I've set the instruction cache and data cache to its' extreme. Or may i connect the Verilog-logic FIFO to the NIOS core by PIO ? Cuz..i am not so familiar with FIFO on Avalon-MM..