Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
20 years ago

I/O pin states before FPGA configuration

Anyone has idea about what happens on all the pins (FPGA unassigned pins, DSP dev kit general I/O pins) before the FPGA is confiugred after powing up.

Thx

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    20 years ago

    --- Quote Start ---

    originally posted by legendbb@Jun 16 2006, 02:52 PM

    anyone has idea about what happens on all the pins (fpga unassigned pins, dsp dev kit general i/o pins) before the fpga is confiugred after powing up.

    thx

    <div align='right'><{post_snapback}> (index.php?act=findpost&pid=16222)

    --- quote end ---

    --- Quote End ---

    Answer my own question, for friends who might have the same,

    refer to p146 of Stratix II Device Handbook, Apr. 2006