Altera_ForumHonored Contributor12 years agohow to simulate custom instructions My multi-cycle custom instruction is not behaving as expected, the problem is also, that the exact timing of the interface signals from nios-2 is not specified in the Altera documents, is there ...Show More
Recent DiscussionsNIOS II "Verify failed" for on-chip memory 128kError generating BSPSolvedNIOS V/m dbg_reset_out signal (Q25.1 Std, MAX10)SolvedWhere is FreeRTOS-Plus-TCP DesignSolvedNIOS-V QSYS Warning Properties (associatedClock) have been set onSolved