Forum Discussion
zener
Occasional Contributor
Occasional ContributorHow to generate the niosv_g in batch?
In a continuous integration flow I usually check in only the "*.ip" files in git and then build the files for synthesis and simulation on demand using qsys-generate. When I do this for NIOS-V I get ...
My last problem was resolved when I obtained a "M" core license as well. It seems like Quartus will not generate a sof file unless a license for both "M" and "G" core are installed, even when instantiating a single "G" core only.
zenerOccasional Contributor
Occasional ContributorInfo: Running Quartus Prime Assembler Info: Version 23.2.0 Build 94 06/14/2023 SC Pro Edition Info: Processing started: Sat Oct 7 09:47:22 2023 Info: System process ID: 25099 Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off project -c project Info (16677): Loading final database. Info (16734): Loading "final" snapshot for partition "root_partition". Info (16734): Loading "final" snapshot for partition "auto_fab_0". Info (16678): Successfully loaded final database: elapsed time is 00:00:09. Error (23714): Can not generate programming files for your current project because you do not have a valid license. Visit the Intel FPGA Self-Service Licensing Center at https://licensing.intel.com Warning (115005): Unlicensed IP: "Nios V Soft Processor FPGA IP - G Core (6AF7 018C)" Warning (115005): Unlicensed IP: "Nios V Soft Processor FPGA IP - M Core (6AF7 D036)"
It's Pro for Cyclone 10GX.
