Forum Discussion
New ContributorDual Port Nios V BSP error
New ContributorYes, but would that be working solution regarding software, linker would see those memories as different, but those are the same actually! It must be just single memory for the compiler/linker to utilize it properly.
It needs to be tested in practice, thank you for suggestion.
There might be another solution - to generate BSP for common single port memory, and then change just the memory to dual port and regenerate hardware leaving the BSP intact. A workaround, kind of...
New ContributorThe instruction and data masters of the Nios have their own memory maps, so it should be legal to connect them to two different memories that have the same base address. I modified the design to use two separate single port memories (with the same base address). The instruction master connected to the first memory and the data master to the second. I got the same error in the bsp editor.
Even though my previous suggestion passed through the tools without error, it would cause a problem since the bsp editor might assign linker sections that actually overlap on the physical memory itself.
The workaround that you suggested might be ok. It would have to be tested.
I will open a case with the factory to see if i can get an explanation regarding the bsp editor errors.
