Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

DE2 JTAG_UART terminal_PC communication problem : pausing target proccessor

Hi, I am doing the tutorial creating hello_world for a nios Development Board (niosII Sftw. Developers Handbook - Chap3 Getting started from de command line) Tools 9.1 : nios II EDS -> com...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Do you have a Nios license or are you using it in evaluation mode? If your case is the second one, you must not close the message box which appears upon configuring fpga , otherwise all non licensed modules would be disabled and you obtain the error you see.

If this is not the case, then you may have some problem with Nios itself or with jtag interface: check any warning message in sopc builder and/or Quartus (i.e. timings not met)

Regards