Altera_ForumHonored Contributor14 years agoDE0-NIOS2 clock speed limit 50MHZ Hi, have "problem". I have DE0 dev board. When I load NIOS2 to fpga and use 50MHz from on board sorce. It works. When I try to add pll 50MHz - > works. But if I use more then 50MHz (pll ...Show More
Altera_ForumHonored Contributor14 years agoYou should check if the Timing analysis pass to look what is the maximum frequency allowed.
Recent DiscussionsNios IDE CPU DetectionFPGA Community EnqueriesLPDDR4 not available in NIOSV/g linker script - Agilex-5, Quartus 26.1 ProMultiple NIOS V ImplementationSolvednot able to use multiple niosV cores at the same time