AKhed
New Contributor
8 years agoClock signal jumper connection
Hello,
I am designing Main board using Altera FPGA. In circuit I need external differential clock. On main board I have introduce one clock generator circuit also have provision to take clock from external daughter board. Clock frequency range is 10-200MHz.
There are two possibilities but at time one source is selected
1)On board clock generation to FPGA
2)From external board to FPGA
In this can I use male berg pin for clock source selection between on board circuit or external board? If I use Berg pin does it affect on clock Signal n any way?
one more option to place clock generation circuit near possible to header and directly shorting trace without any jumper?
Please suggest any other options