Forum Discussion

kh99's avatar
kh99
Icon for New Contributor rankNew Contributor
1 year ago

19.1 Nios II firmware and hardware ported from 15.1 external sram self test fails

Cyclone V FPGA and Nios II firmware source originally developed and working on Quartus 15.1 has been ported to Quartus 19.1. A firmware loader executing from parallel flash writes and reads patterns...
Embedded Applications Layer
Nios Cpu
kh99's avatar
kh99
Icon for New Contributor rankNew Contributor
1 year ago

Hi,

We are not sure what to implement but here's our first stab:

1. add "JTAG to Avalon Master Bridge" - master_0 to the design

2. connect the SRAM reset to master_0.master_reset

3. connect the SRAM uas to master_0.master

Please let me know if this works.

Thanks.