Why won't my FIFO Fill?

Hello, In my SOPC design I have a Dual Clock FIFO fed by an SGDMA clocked at 80Mhz (no burst) and feeding a video pipeline clocked at 20Mhz. My SDRAM is 8bit and the SGDMA is clocking ou...