Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Why I can't simulate Triple-Speed Ethernet MegaCore?

Hello community, I hope for your help. I have 2 problems with simulation of Triple Speed Ethernet Megacore (TSE): Programming in VHDL with Quartus II 64-Bit Version 15.0.0 Build 145 04/2...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Gate level simulation isn't supported on some devices, and this may be part of your problem.

Do you have the same difficulty with RTL simulation?