Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Why does MegaWizard create so many subwire connections even for the simplest ALTPLL?

Why does MegaWizard create so many interdependant subwire connections even for the simplest ALTPLL ( One clock input -> One clock output )? altpll_component : altpll PORT MAP ( ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Hi,

I'm annoyed by a similar problem, perhaps we mean the same thing...

Taking your PLL example with 1 clock input and 1 clock output, I always get the conduit signals "areset", "locked" and "phasedone" displayed in my Qsys system as well. And to successfully generate, I have to export these signals, even though they don't really exist :mad:!

From my point of view, this is not just "rubbish", but a bug. I tried to use the "Remove Dangling Connections" function, but it is always grayed out - no idea when it would be possible to use it.

https://www.alteraforum.com/forum/attachment.php?attachmentid=7053

Please let me know if you ment this, or if I'm talking about something differnt.

Cheers

Simon