Forum Discussion

Honored Contributor

14 years ago

Where to connect the user app ? pici-e

on page 2.17 of the UG, it states: replace the endpoint application layer with your own design. I expected to find a module with the Avalon MM signals, where I can connect my design, I sp...

Altera_Forum

Honored Contributor

14 years ago

If you take a look at the Qsys design,

http://www/support/refdesigns/ip/interface/ref-pciexpress-ddr3-sdram.html

It is easy to understand.

You just need to connect your own design in the Qsys.

The example only has few blocks, so it will help you understand more.

You can chose either connecting your logic to bar or the DMA.

Forum Discussion

Where to connect the user app ? pici-e

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO