Forum Discussion
Altera_Forum
Honored Contributor
14 years ago* The reference design does not have readable locations and thus a
* dummy read, used to flush PCI posted writes, cannot be performed. I am still confused about this part. I don't know what it means. But I figured out the data is stored in an altsyncram megafunction in the DMA arbiter module (look at the hierarchy).