Altera_ForumHonored Contributor12 years agoWhat detail is for a hardware-based divider in APLEX? Hi, I read a DSP paper. It mentioned: The hardware-based divider supplied by Altera, configured as 16 bit by 26 bit, consumes 1123 LEs when it is synthesized for the same APEX device? ...Show More
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)F-Tile Ethernet Hard IP Design Example - Testbench