Altera_ForumHonored Contributor15 years agoVIP Scaler and Clipper usage Hi, I've tested the following three design flows in SOPC builder and they work: 1. CVI(1920x1080@60Hz) -> Clipper(1680x1050) -> FrameBuffer ->CVO(1680x1050) 2. CVI(1920x1080@60Hz) -> Scaler...Show More
Altera_ForumHonored Contributor10 years agoProblem solved here: http://www.alteraforum.com/forum/showthread.php?t=51799
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved