Forum Discussion
Altera_Forum
Honored Contributor
17 years agoVIP Clocked Video Input Seperate Sync Timing Tolerance
Hello All, - I'm running analog video to a TI TVP7002, which decodes it into 24 bit digital clocked video with seperate syncs. My output is a vanilla parallel TTL interface SVGA LCD. Plan is to...
Altera_Forum
Honored Contributor
17 years agoAre you sure your input video timings are correct? Normally, the vertical sync and porches would be measured in lines, not pixels.
Is the TVP7002 configured to output a data enable signal? A quick scan of the data sheet shows the FIDOUT pin can be configured to be data enable among other choices. Are you sure the clocked video input is connected to the DATACLK output of the VXP7002 and not some other clock?