Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Video-over-IP on new Quartus

I am trying to implement a Video over IP design on Cyclone III. Did anyone manage to compile and successfully use the whole package on any FPGA? Would be great if someone responds who had success or ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Hi,

I am taking over a design already implemented and making some changes. I have gotten the design into SOCP after overcoming the same issues you describe. I am using an external processor so I am not so sure how much use the SOCP ENV will be but I am interested in hearing how the development is going especially wrt testbench and checkers.

Separately the design seem to have a means of time multiplexing TS streams into channels. I would be real interested if this has been proven in general. and also with interleaving of the 2 TS streams on every 32-word bursts. I will start a different thread for this idea.

Thx