--- Quote Start ---
--- Quote Start ---
Originally Posted by phate
http://www.alteraforum.com/forum/../proweb/buttons/viewpost.gif (
http://www.alteraforum.com/forum/showthread.php?p=88728#post88728)
well, did you take a look here
http://www.altera.com/literature/an/an427.pdf ?
remember that in de2 sdram controller works fine @50 MHz, not over. Other sdram controllers work up to 100Mhz only in newest stratix IV fbga..
--- Quote End ---
thanks for the documentation..
actually i use the 108MHz clock because i refer it from the de2_70_tv design example. (im using de2-70 board).. but in that design it use a custom verilog design sdram controller with 2 wr and 2 read port. Mybe the 108MHz clock wont work on sdram controller IP provided .. I'll try change it to 50Mhz and see what it does.
how about the 27Mhz clock for test pattern gen & VGA..
i think it should work rite. because without the framebuffer & sdram added. they work just fine with 27Mhz clock.
--- Quote End ---
ive change the clock for sdram to 50MHz.
good improvement. now i can see a correct colors. thanks
These are what i get:
https://www.alteraforum.com/forum/attachment.php?attachmentid=2401 https://www.alteraforum.com/forum/attachment.php?attachmentid=2402 unfortunately it is not as it supposed to be. the input is color bar test from test_pattern_gen module.and the output is supposed to be like this.
https://www.alteraforum.com/forum/attachment.php?attachmentid=2403 any suggestion for improvement?
Honored Contributor
