VHDL simulation of Uniphy DDR3 controller

Hello, I have no idea what I'm doing wrong. I'm generating a VHDL DDR3 Uniphy controller with the MegaWizard (Quartus 10.1). I wanted to simulate the example design, but I 'm running int...