Verilog: tri-state mux

Hello, This is obviously a beginner question, but I am getting some odd behavior from a tri-state mux, and was just wondering if someone could check the correctness of this code: inout [7:0]...