VCD sink block doesnt generate VCD file

Question

Hello All,

The VCD sink block says it generates a .vcd file and .tcl file for viewing the simulation result in third-party simulator. I have tried generating VCD file by connecting VCD sink block from Altera DSP builder to the desired ports in my design. After running a simulation all it generates is a .txt file. When I opened the file it contans simulation result in vector format. But it doesn't have any information about port name and all. Please I need to generate .VCD file for Powerplay analysis tool in quartus.

Regards,

Dilip

altera_forum · Answer

Are you using Linux? If so, then see the errata (http://www.altera.com/literature/rn/rn_dsp_builder_101.pdf). I think when it says HDL files, it means VCD files.

altera_forum · Answer

Yes I found that VCD sink has a bug in linux version. Anyway now I am exporting the design to VHDL and calling Modelsim from Quartus tool to generate VCD. Thanks for your time.

Forum Discussion

VCD sink block doesnt generate VCD file

2 Replies

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO