Altera_ForumHonored Contributor14 years agoUsing signed binary fractional (SBF) in HIL Hello! In my hardwar-in-loop (HIL) design, I am trying to give input in signed binary fractional (SBF) format, which is one of the options ( also provided for IOs), available at function level....Show More
Altera_ForumHonored Contributor14 years agoThank you sir... great!!! dunno why couldn't recognize before.... once again thank you!!!
Recent DiscussionsWhy the Error Response Slave IP cannot work for Agilex 5 SOC FPGA?Agilex 7 I F-Tile Direct PHY: example TB doesn't workAbout the System PLL in Agilex 5Agilex 7 F-Tile 200G hard IP de-feature clarificationAgilex7 F-TILE ethernet hard IP 200GSolved