Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

TSEMAC SW reset bit never cleared CIII+KSZ9021GQ

Hi! I have my board with CYCIII + 2 PHY KSZ9021GQ. During debugging web_server under NIOS i have error out "TSEMAC SW reset bit never cleared!". And correspondingly does not start web...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

SW_RESET in Command_Config Register.

Software reset. Set this bit to 1 to trigger a software reset.

The MAC function clears this bit when it completes the software reset sequence.

When reset is triggered, the MAC function completes the current

transmission or reception, and subsequently disables the transmit and

receive logic, flushes the receive FIFO buffer, and resets the statistics

counters.

Why SW reset bit never cleared?