Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

TSE MAC TX READY DEASSERTED WHEN A SECOND FPGA TSE MAC Boots Up

Hi, Device Family : Cyclone 4 GX Tool : Quartus version 11.0 Board/Design : Custom Board with 4 FPGAs. FPGA 1 and FPGA2 have TSE MAC instantiated. FPGA 1 and FPGA2 Connected to ethernet p...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

What kind of signals do you have between FPGA1 and FPGA2? Could configuring the FPGA2 trigger a reset in FPGA1 and stop the TSE MAC from transmitting correctly?