Forum Discussion

Honored Contributor

17 years ago

TSE generated constraints ignored

I am having some basic problems with the TSE core, and I'm pretty sure it has to do with timing constraints and/or the actual clocks I'm providing the to the TSE. None of the constraints in the SDC ...

Altera_Forum

Honored Contributor

14 years ago

Yes, add the sdc file to the Quartus project. You can have a look at the timequest user guide (http://www.alterawiki.com/wiki/timequest_user_guide) to learn more about sdc files.

Forum Discussion

TSE generated constraints ignored

Recent Discussions

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO

Can't generate F-Tile Ethernet Hard IP Design Example

MAX10 TSE reference design