Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

TSE doesn't have data on RGMII output, functional simulation works fine (Max 10)

Hi everyone, We are using MAX 10 FPGA development kit that supports 10/100/1000 base-T Ethernet using an external Marvell 88E1111 PHY and Altera Triple-Speed Ethernet MegaCore MAC function. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Hi Kkaibara,

I truly appreciate that, you helped a lot!

Followed your instructions, These signals are monitored successfully.

We also added timing constraints for Tx path according to

"AN 477: Designing RGMII Interfaces with FPGAs and HardCopy ASICs"

and now Transmitting data is stable.

Only concern we have left - monitor on PC (we use WireShark) receive more data than TSE core statistics counters show.

For example, aFramesTransmittedOk is 20.000 and WireShark somehow has 20.087.

Debugging at this point.

Regards,

Alex