Altera_ForumHonored Contributor9 years agoTrouble with altsyncram on cyclone III Hello, I'm working on a simple video buffer, using the altsyncram dual port megafunction. Reading the memory works fine, I can display video using a memory initialization file. Writing to memory s...Show More
Altera_ForumHonored Contributor9 years agoAre there clock enable or byte enable inputs that you're not asserting during writes?
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design