Tristate bridge can't read data

I eventually found the problem.

The hold time was nearly zero: when tristate bus deasserted rd signal the data was immediately removed from the bus; that's because the device was actually onchip ram and not a real tristate slave.

Indeed the problem was triggered by the faster device: the previous one probably introduced a small hold time which has hidden the problem until now.