Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Triple Speed Ethernet with Cyclone III DSP Development Kit

Hi, I am trying to implement Triple Speed Ethernet module into my cyclone III but after several tries it does not work. This board includes Marvell 88E111 RGMII Interface PH-layer. I am not sur...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

How do you initialize the TSE? Are you using a Nios CPU?

180º phase shift for a DDR interface seems a lot. Are you sure it's the correct value?

Did you add timing constraints to the design?

Is the PHY chip properly initialized, and did the auto-negotiation work?