The output signal din_ready from the model cpr

Question

The model is from the image and video processing IP. When I run the simulation, it display as follows for din_ready.

https://alteraforum.com/forum/attachment.php?attachmentid=14110&stc=1

I don't known the reason for the din_ready gi low, is ut whether the input sop and valid problem, thanks

altera_forum · Answer

Hi Jiangsuren,

The din_ready signal is a backpressure signal, it is normal to goes low whenever the IP is unable to receive more data. But it is abnormal if this signal keep de-asserted. If this is the case, you may also check whether the dout_signal also de-asserted because the problem may cause by downstream component.

Best Regards,

Terence

(This message was posted on behalf of Intel Corporation)

Forum Discussion

The output signal din_ready from the model cpr

1 Reply

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Stratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)