Altera_ForumHonored Contributor15 years agoTG > VCO > SDI IP block issue I have a simple test design that consist of only three IP blocks. Using Quartus 9.1, and here is the problem I can't figure out what causing it. test1: TG (720x486, 10bit sequence, interlace...Show More
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design