Altera_ForumHonored Contributor11 years agoTesting RX SERDES with a known value I'm testing my system and I'd like to associate a known value to a RX Serdes Input. When instantiating it in top module I'd like to put my 8ch like .rx_in(8'hFF) but when I tried to do tha...Show More
Altera_ForumHonored Contributor11 years agoif you are simulting then use testbench to instantiate your design and feed input through io
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design Example