Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Synthese failed on DSP-Builder "Out of Memory 4200MB"

Hallo I'm a student of the univerity o Zurich (Switzerland) and I develop a mp3 encoder/decoder on a Dev Board DE2 Cyclone 2 with EP2C35F672 fpga. The synthese on dsp-builder do not wor...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Looking at the VHDL, I think the problem is that the bit widths in your design are huge. Looking at alt_dspbuilder_product_GNWK6HVYWC.vhd, you have a multiplier with inputs of size 9044 and output of size 18088 and with a pipeline length of 0.

Is that intended? Do you have that in the MDL file as well? (I'll try harder to get DSPB over here so I can stop asking questions soon)