Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Synthese failed on DSP-Builder "Out of Memory 4200MB"

Hallo I'm a student of the univerity o Zurich (Switzerland) and I develop a mp3 encoder/decoder on a Dev Board DE2 Cyclone 2 with EP2C35F672 fpga. The synthese on dsp-builder do not wor...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

i ran your model from the other thread. i changed clock_1.536MHz to clock_1536MHz, and unchecked the specify clock boxes in all of the blocks which used clock_1536MHz just to get it to compile. i was able to successfully run all the way through Signal Compiler's compile, though it did use a ton of RAM.