Altera_ForumHonored Contributor11 years agoSynchronization of 2 Decimating FIRs Hello, In my design, I'm using complex I/Q signal. Before feeding a correlator, I need to filter it out with a decimation factor=16. Correlator needs to have on its inputs synchronized both I...Show More
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)F-Tile Ethernet Hard IP Design Example - Testbench