Forum Discussion
Altera_Forum
Honored Contributor
17 years agoI will follow your suggestion. Practical: the main clocked component in my design, apart from several registers, is a dual port ram (altsyncram) of 512x32 bit. It has the option of a clock enable input. Would this signal do what I want, ignore one clock period on both a and b ports and maintain stable outputs from the previous clock?