Altera_ForumHonored Contributor13 years agoStritix IV + DDR3 controller write unstable ENV: stritix IV + altmemphy DDR3 controller. DDR write is sometimes unstable. I used signaltap to observe signals of local bus. I perform 2 experiments as the following. 1.When I...Show More
Altera_ForumHonored Contributor13 years ago --- Quote Start --- So You're not using UniPHY? --- Quote End --- No, I use altmemphy.
Recent DiscussionsCORDIC ATan2 Failed to GenerateWhere is High Speed Transceiver Demo Design in FPGA Wiki ?Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay CalibrationI want to use a lot of 10GBase-R PHY on an Agilex 5 EJESD240B - No license