Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Stream to Memory sgdma problem

I am having two problems with the sg-dma in my system. My first issue is that the sg-dma ready signal goes low after the first element of streaming data, then returns high on the third. This causes...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

I'm wondering if it makes more sense to stream the data directly into SDRAM and avoid having the additional on-chip RAM and DMA in your design. if you are worried about overflow then just place a ST FIFO in between the streaming source and the ST->MM SGDMA. From a programming perspective that would be a lot easier to manage since it's just a single DMA to coordinate.