Forum Discussion

Honored Contributor

11 years ago

Stratix V PCIe HIP not supporting Avalon MM Gen3 x8 I/F

Can anyone say why ? I have a single EP design using Avalon MM interconnect and across Cyclone IV, Arria V and Stratix V and I want to support Gen3 X1, X4 and X8 on the Stratix V card ... Th...

Altera_Forum

Honored Contributor

10 years ago

For your information, there is one set of DIP switch (SW6) on Stratix V dev kit related to PCIe and that is to select the lane width.

Ensure you have set the DIP switches to factory default settings.

Refer to Figure 4-2 of 'Stratix V GX FPGA Development Kit User Guide' at

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ug/ug_svgx_fpga_dev_kit.pdf

Forum Discussion

Stratix V PCIe HIP not supporting Avalon MM Gen3 x8 I/F

Recent Discussions

Access to RLC data for Agilex5 IBIS Models

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 I Series Development Kit: External hardware access error when programming

Inquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5

F-tile 10GBASE-R firecode FEC IP (Agilex 7)