Altera_ForumHonored Contributor11 years agoStratix V PCIe HIP not supporting Avalon MM Gen3 x8 I/F Can anyone say why ? I have a single EP design using Avalon MM interconnect and across Cyclone IV, Arria V and Stratix V and I want to support Gen3 X1, X4 and X8 on the Stratix V card ... Th...Show MoreStratix-v.JPG79 KB
Altera_ForumHonored Contributor10 years agoThank you. That is going to work. How about the previous question.
Recent DiscussionsAccess to RLC data for Agilex5 IBIS ModelsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 I Series Development Kit: External hardware access error when programmingInquiry: Reference Clock Jitter Limits for 1G Operation on Agilex 5F-tile 10GBASE-R firecode FEC IP (Agilex 7)