Stratix V PCIe - Gen3 Example Design

Dear all, I generated the simulation files for stratix v PCIe HIP using Qsys. The endpoint successfully links up to gen3 but only at a single lane(lane 0). Is this the limitation of example des...