Forum Discussion

MIT_R_D's avatar
MIT_R_D
Icon for Occasional Contributor rankOccasional Contributor
5 years ago
Solved

Stratix 10 L- Tile: Reverse Serial loopback Mode- electrical idle

Hi I need info about electrical idle When we are in Reserve Serial Loopback(Metalic). whether tx is disabled during electrical idle is receiving on Rx line or will be consider as 1 or 0 and tran...
  • CheepinC_altera's avatar
    CheepinC_altera
    5 years ago

    Hi,


    Thanks for your update. Please see my responses as following:


    Here my query is when our S10 SERDES is RSL mode, if HW1_RX1 is receiving combination of data's and electrical idle, same SERDES HW1_TX1 will transmit same data's and electrical idle or not?

    [CP] As I understand it, with the pre-CDR reverse serial loopback, the data received by RX buffer will be loopback to the TX buffer to be transmitted out. When the HW1_RX1 is receiving electrical idle, there will be no data passing to the TX buffer.


    Due to no specific characterization or detail in the user guide, I am not sure what will be the HW1_TX1 output state. You might need to perform a test on hardware to tell. Sorry for the inconvenience.


    Note that the different loopback modes are generally for debugging purpose only. It is not meant for production usage.


    Please let me know if there is any concern. Thank you


CheepinC_altera's avatar
CheepinC_altera
Icon for Regular Contributor rankRegular Contributor
5 years ago

Hi,


As I understand it, you have some inquiries related to the S10 L-Tile transceiver. Sorry for any confusion. Would you mind to further elaborate on your specific inquiries. You seems to mention about electrical idle and reverse serial loopback at the same time. Generally when we are using reverse serial loopback for debugging purpose, we need the TX buffer to be working.


Specific to electrical idle, when the TX PMA is put into electrical idle, there will be no data transmitted out from the TX.


Please let me know if there is any concern. Thank you.