Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. IP & Transceiver

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Storing of 2-D array into DSP builder building blocks

How to store an 2-D image into a FIFO block of DSP builder?

No RepliesBe the first to reply

Recent Discussions

  • JPrig's avatar
    Interface LVDS to Gigabit transceivers
    39 minutes ago
    JPrig
  • alin84_gtri's avatar
    CORDIC ATan2 Failed to Generate
    11 hours ago
    alin84_gtri
  • TSUGI's avatar
    Where is High Speed Transceiver Demo Design in FPGA Wiki ?
    17 hours ago
    TSUGI
  • Kangdi's avatar
    Technical Inquiry regarding DPCU Block for CPRI IP Single-Trip Delay Calibration
    17 hours ago
    Kangdi
  • TSUGI's avatar
    I want to use a lot of 10GBase-R PHY on an Agilex 5 E
    18 hours ago
    TSUGI
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo