Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

SPI Synchronization Problem

Hi all, I'm establishing SPI communication between a NiosII CPU and an external MCU (ATMEL AT91SAM7S256). I'm using the CycloneIII development kit (EP3C120F780). A problem seems to arise in ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

--- Quote Start ---

Are both devices using the same clock edge to drive the SPI?

--- Quote End ---

YES

Both devices have the same clock configuration (active high-send on rising edge).