Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Source of errors in data from SGDMA

Hello, Sorry to be back so quick but I have spent the last two days on this and am at a loss. I have an SGDMA which is reading 16 bit data from an 8bit SDRAM and streaming this to a vide...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi,

Ive spent the last few hours trying to set up the burst test but something has gone wrong; my new project doesn't seem to be able to access the memory at all. The program cannot read/write it and neither can I using the memory monitor in the debugger.

The project and the controller have the same settings as the previous ones and the memory is connected to all the buses.

I can access the memory using the memory monitor with an older project.

The only odd thing is that in this new one, there are no entries for the memory data lines in the tsu section of the timing analysis report, does this mean anything to you?

I will leave this project for now and add a NIOS /f to one I know that is working, but I don't understand what could have gone wrong.

EDIT: Whoops never mind I just realised I made a very, very stupid mistake in my new project...