Forum Discussion
Altera_Forum
Honored Contributor
15 years agoYour signaltap image is unreadable.
I don't think that memory read or write errors in the SDRAM controller would create such a regular pattern. When you write to the SDRAM, do you flush the data cache? Do you have a FIFO between the SGDMA and the video output?