Forum Discussion
Altera_Forum
Honored Contributor
15 years agoThe Simulink Sampling Time should be set to the real world time, if you want to get rid of some delay issues.
I know it only from the Xilinx blockset, but the ports describing the connection between real world and FPGA have to be set up the same way, so that simulink handles the times and delays correctly.