Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorsimulate DFIFO by using modelsim, outptout ports are zzzz
I use moselsim SE 10.1a to simulate DFIFO. Quartus ii software version is 12.0. DFIFO has six input ports and three outputs. I give DFIFO six input signals, including aclr, inputdata, rdclk, wrclk, r...
Altera_ForumHonored Contributor
Honored ContributorMy reset is active low in my system. I know that aclr of DFIFO is active high. So in my code, aclr=~rst.
How to know that simulation manages to find fifo model? The module ,including FIFO, has been successfully loaded in modelsim. Does it mean that simulation manages to find fifo model?
